Abstract-The change rate of the dc reactor voltage with predefined protection voltage thresholds is proposed to provide fast and accurate dc fault detection in a meshed multiterminal HVDC system. This is equivalent to the measurement of the second derivative of the dc current but has better robustness in terms of electromagnetic-interference noise immunization. In addition to fast dc fault detection, the proposed scheme can also accurately discriminate the faulty branch from the healthy ones in a meshed dc network by considering the voltage polarities and amplitudes of the two dc reactors connected to the same converter dc terminal. Fast fault detection leads to lower fault current stresses on dc circuit breakers and converter equipment. The proposed method requires no telecommunication, is independent of powerflow direction, and is robust to fault resistance variation. Simulation of a meshed three-terminal HVDC system demonstrates the effectiveness of the proposed dc fault detection scheme.
quires longer time to detect the fault and the fault location cannot be evaluated accurately.
A slow handshaking approach is proposed in [8] to avoid communication among terminals and to accurately identify the faulty branch. The dc switches at both ends of the faulty branch are then commanded to open to isolate the fault. However, this method leads to prolonged shut down of the complete system due to the slow fault detection and isolation. The dc transformer present in [9] can rapidly isolate the fault once the fault is detected but though with significant additional capital cost and power loss.
Based on a fault current model, the relationship between dc-link voltage and fault distance is derived in [10] to locate the fault and avoid the use of telecommunication. However, this method can only give a rough indication of the fault location and requires solid-state or fast hybrid dc circuit breakers (DCCBs) to clear the fault in around 1 ms. Based on the circuit analysis of the capacitor discharge stage, the fault location approach discussed in [11] is capable of accurately evaluating the fault distance in a meshed dc network when the fault resistance is close to zero. However, with higher short-circuit resistance, the estimated fault distance error increases significantly. The methods presented in [10] and [11] only estimate the fault location but do not consider fault detection.
All the existing fault detection methods that are based on the measurements of dc voltage, dc current, or the currents flowing through semiconductor devices require considerable time period and thus lead to high fault current stresses for the stations and circuit breakers.
The derivative of dc voltage is proposed in [12] to quickly detect and locate dc faults in a bipole HVDC grid. However, the influence of the arm reactor is not considered and it is assumed that the converter output dc voltage remains unchanged immediately following a dc fault. In addition, high dc voltage derivative is observed when the fault is cleared by circuit breakers, resulting in interference to the protection controller. In [13] , the dc current derivative is used to detect a dc fault. However, a dc capacitor is connected at the station terminal to support the dc voltage and the circuit breaker opening time is not considered. The severe transients following fault clearance may also falsely trigger protection on adjacent healthy dc cables.
Traveling waves are introduced in [14] and the multiplication of dc voltage and current derivatives are used to detect a dc fault without communication. However, it requires the calculation of both voltage and current derivatives that can be affected by measurement noise etc. Reference [15] proposes methods for continuous operation of a multiterminal HVDC system during a dc fault and introduces a meshed three-terminal HVDC system with dc reactors on each end of the dc cables. However, the detailed fault detection approach is not presented.
This study focuses on fast and accurate dc fault detection and location in a meshed multiterminal HVDC system based on dc reactor voltage change rate. Fault location in this work means the discrimination of the faulty branch from the healthy ones in order to correctly open the DCCBs which are connected to the faulty cables. The paper is organized as follows. In Section II, the fault detection theory by measuring the voltage across the dc terminal reactor is introduced. DC fault detection in a meshed three-terminal HVDC system is discussed in Section III, considering the arm reactor influence. Fast, accurate, and robust dc fault detection using the proposed methods is presented in Section IV. The proposed dc fault detection scheme is assessed in Section V and finally, Section VI presents the conclusions of the study.
II. FAULT DETECTION THEORY WITH DC TERMINAL INDUCTANCES
In normal operation, the converter generates the rated dc voltage V DC and the voltages across the upper and low arm reactors (L arm ) and each of the two terminal reactors (L T ), as shown in Fig. 1 , can be assumed to be zero:
where v u and v l are the upper and lower arm voltages respectively; v T is the MMC terminal voltage; v 1 is the dc voltage after the dc reactors; v Larm is the total voltage across the two arm reactors on each phase; and v LT is the voltage across the terminal reactor L T . After a dc fault occurs, the stations initially remain operational before converter fault detection. The dc fault results in rapid reduction of v 1 and high dc voltages are imposed on the arm reactors L arm (v Larm > 0) and the terminal reactors L T (v LT > 0). At the initial fault stage, the dc components dominate the fault arm currents [15] . The MMC terminal voltage v T drops below the rated dc voltage V DC and the converter continues producing V DC after the dc fault
For the MMC station, each arm is a series- connection of N arm submodules (SMs) with the SM capacitance of C SM . By using the sorting algorithm, the SM capacitor voltages can be balanced in each arm and thus the SM capacitors are equally discharged during the fault [16] [17] [18] . Thus, the equivalent phase capacitance C eP in Fig. 2(a) is obtained as [19] :
In Fig. 1 , the total voltage stress for the two arm reactors on each phase can be approximated as:
The dc fault currents in each phase i fj (j = a, b and c) can be regarded as identical and can be expressed as
where t 0 is the instant when the dc fault occurs. Then the upper arm current of phase j is
where i j is the ac side current of phase j and I DC is the rated dc current. The voltage across the terminal reactor causes an increase in the dc current i DC as:
where v LT is the dc voltage across the station terminal reactor. The dc current is the sum of the three-phase arm currents and thus (8) can be rewritten according to (6) as:
Comparing (8) to (9) , the relationship between the voltages across the arm and terminal reactors is
Substituting (10) into (6) yields
As the arm and terminal reactors share the fault dc voltage, the following equations are obtained by considering (7) and (10):
Thus, the equivalent dc circuit of the station during the fault is further simplified as the equivalent capacitance C eS in series with the equivalent arm inductance L eS , as shown in Fig. 2(b) . The initial capacitor voltage v CeS is the rated dc voltage V DC and C eS and L eS are expressed as:
Fig . 3 shows the typical waveforms for an ±400 kV/1200 MW MMC system during a dc fault at the dc cable 250 km away from the station at time t 0 = 1 s. The voltage across the dc terminal reactor L T in steady state is near zero but rapidly increases from zero to 10 kV in 2.4 ms after fault initiation as demonstrated in Fig. 3(d) . Thus the voltage change across the station terminal reactor is the most sensitive variable to a dc fault among the possible local V, I measurements. By properly analyzing the voltage across the terminal reactor, the fault can be quickly detected. Based on this observation, the use of the voltage change across the terminal reactor which equals to the second derivative of the dc current, is proposed for detecting and locating dc faults at the station.
III. DC FAULT DETECTION OF MESHED THREE-TERMINAL HVDC SYSTEM
A. Meshed Three-Terminal HVDC System Fig. 4 shows a typical meshed three-terminal HVDC system incorporating dc reactors at each end of the dc cables. A symmetric monopole HVDC structure is adopted as its interface transformer does not suffer dc voltage stresses in normal operation. In addition, this structure is robust to a pole-to-ground fault, which does not cause steady-state fault currents for the test system [20] . The pi section model is widely used in the literature to simulate the HVDC cables for transient studies [21] [22] [23] [24] [25] [26] [27] . To obtain satisfactory simulation accuracy, each cable is modeled with 10 pi sections in this paper to simulate high frequency behavior during a fault [22] , [28] . The pole-to-pole dc fault is the most serious fault case for HVDC systems and is thus considered in this paper [11] , [13] , [29] , [30] . The parameters of the test system are listed in Table I .
As MMCs typically use hundreds of submodules per arm in HVDC application, it is extremely time consuming to simulate the whole system using detailed switching models, which considers the switching behavior of the IGBTs/diodes. To reduce computation time and accelerate the simulation, average models are widely adopted to represent the MMC behavior [31] [32] [33] [34] [35] . It has demonstrated that such average models provide adequate accuracy for dc fault detection studies [12] , [13] , [32] , [33] and are thus adopted in this study.
In Fig. 4 , Station S 2 regulates the dc voltage of the dc network while S 1 and S 3 import rated active power P 1 and P 3 into the HVDC network. When a dc fault occurs at Cable i (i = 1, 2, or 3), the circuit breakers connected to the faulty cable are opened once the fault is detected, whereas the other DCCBs on the healthy branches remain closed in order to allow continuous power transfer. Strategies for selecting the correct DCCBs to open will be discussed in this paper. The DCCBs are modeled with an opening time of 2 ms [12] , [20] , [36] , [37] and all the dc terminal reactors are set at 200 mH in this study to limit the fault current and also to be used for fault detection.
B. Fault Detection Indicator
As previously described, the change rate of the dc reactor voltage can provide a fast and accurate detection of a dc fault in a HVDC system. In the proposed scheme, a time interval Δt for the voltage across the terminal reactor to rise from an initial threshold V LT t1 to the protection threshold V LT t2 is used to 
With predefined thresholds V LT t1 and V LT t2 , the derivative of the dc reactor voltage is determined by the time interval Δt. By monitoring Δt, the change rate of the dc reactor voltage is used to provide faster fault detection, location, and isolation, yielding low fault current stresses on converter components and circuit breakers.
To improve robustness of the proposed scheme, the minimum fault detection time is introduced. The voltage across the dc reactor is measured continuously and only a fault detection that lasts longer than a minimum fault detection time is valid. In other words, if the time interval Δt is less than the minimum fault detection time, it is considered as false and there is no fault protection activation. This would avoid potential EMI issues and thus the proposed dc fault detection approach can be more robust than the method presented in [12] [13] [14] where the instantaneous measurements could potentially trigger a false detection.
As shown in (15), the time interval Δt also depicts the behavior of the second derivative of the dc current. The proposed scheme is thus similar to the measurement of the second derivative of the dc current but has better robustness in terms of EMI noise immunization.
In a multiterminal HVDC system, it is required for stations to distinguish a relevant fault from an irrelevant fault [38] . Taking station S 1 as an example, the fault at Cable 2 does not trigger the protection action and is an irrelevant fault for S 1 . However, for the fault on Cable 1 or 3, which is a relevant fault for station S 1 , the corresponding circuit breakers B 12 or B 13 are required to open to isolate the fault. For a relevant fault, the voltage across the terminal reactor increases faster than that during an irrelevant dc fault. Thus, the measured time interval Δt is shorter for relevant fault compared to irrelevant fault, and a time threshold can be used to distinguish the two faults, as will be detailed in Section IV A.
Compared to over-current based fault detection method, the proposed strategy is particular effective when the initial dc current in a converter has opposite direction to the fault current. Under such operation conditions, the dc current and the dc component of the arm current reverse and cross zero after fault occurrence and consequently, it takes them much longer to reach the over-current threshold, resulting in a slower fault detection. However, the proposed detection scheme is based on terminal reactor voltage change rate which is independent to power flow direction.
C. Influence of Arm Inductance on the Fault Detection
In the meshed three-terminal HVDC system shown in Fig. 4 , two dc reactors are connected at each pole of the stations. Its dc fault detection is different to that in a radial system and the influence of the arm inductance needs to be considered.
A pole-to-pole dc fault at the terminal T 31 in Fig. 4 is considered here to illustrate the influence of the arm inductance on 
The voltages across the reactors during normal operation are approximately zero:
A dc fault at the station terminals results in the immediate increase of the voltage across the reactors, as the rated dc voltage is shared between the arm reactors and the dc reactors at the station terminal immediately following the fault as:
In addition to the dc reactor voltage v 31 , the voltage v 32 across the dc reactor L 32 also increases immediately, due to the equivalent arm inductance L eS . This results in short time interval Δt for the adjacent healthy branch (Cable 2, Fig. 4 ) and the corresponding circuit breakers B 32 would be falsely opened. To suppress the influence of the arm inductance and avoid false fault detection, the voltage polarities and amplitudes of the two dc reactors are considered in the fault detection in a meshed network.
Following the fault, the voltage across the reactor on the faulty branch increases rapidly and becomes greater than that on the healthy branch. In addition, the dc reactor voltages of the faulty and healthy branches are positive and negative respectively, as depicted by (19) and (20) . Based on these observations, only a positive, higher amplitude dc reactor voltage is considered as the thresholds V LT t1 and V LT t2 in (15) . By comparing the amplitudes and polarities of the two locally accessible dc reactor voltages, potential false fault detection caused by the arm reactors is avoided in a meshed HVDC system and the faulty branch can be identified quickly. Thus, the dc circuit breakers connected with the faulty branch can be quickly opened to isolate the fault.
As shown in Fig. 6 , all the reactor voltages prior to the fault are approximately zero. After a pole-to-pole dc fault occurs at T 31 at t 0 = 1 s, the voltages across the station dc terminal reactors increase from zero to 360 kV and −40 kV respectively, which are in agreement with (19) and (20) .
IV. SENSITIVITY, ACCURACY, AND ROBUSTNESS CONSIDERATION

A. Discrimination of the Faulty Branch From the Healthy Ones in a Meshed DC Network
To discriminate the faulty branch from the healthy ones, the time threshold needs to be properly set such that the fault can be quickly detected and the corresponding DCCBs can be correctly commanded to open.
Station S 1 is considered here to illustrate the proposed fault detection and location method when a pole-to-pole dc fault occurs at different locations in the test model. As shown in Fig. 7 , where the threshold voltages V LT t1 and V LT t2 are set at 5 kV and 10 kV respectively, Δt is less than 100 µs for all Fig. 8 displays the fault detection time of station S 1 when a fault occurs on different cables. When the fault is applied at the terminal T 13 in Fig. 4 , it only takes microseconds for S 1 to detect the relevant fault. With the increase of distance to station S 1 , the detection time for a relevant fault increases, as illustrated in Fig. 8 . However, all the relevant fault can be detected in less than 1.4 ms at S 1 , much short than the conventional approaches that measure dc voltage or current [4] , [5] , [7] , [8] , [39] .
When a fault is applied at Cable 2 (irrelevant fault for Station S 1 ), the longest fault detection time of S 1 is 3.4 ms as shown in Fig. 8 . As an irrelevant fault does not impose the station to overcurrent risk, S 1 needs to remain operational and no DCCB actions are required at the S 1 terminal. As a result, the relatively long irrelevant fault detection time (3.4 ms) has no negative effect on the system performance during a dc fault.
The fault detection times of the test system in Fig. 4 are listed in Table II . Considering the fault at the middle point of Cable 3, the dc reactor voltage of station S 1 reaches the threshold voltages 5 kV and 10 kV after 510 µs and 560 µs respectively from fault initiation and the corresponding indication time Δt is 50 µs, shorter than the threshold of 180 µs. Thus, a relevant fault is reported after 560 µs from fault occurrence and circuit breaker B 13 is commanded to open. Due to the same distance to the fault location, the fault detection time of station S 3 is identical to that of S 1 . For station S 2 , an irrelevant fault is reported 2495 µs after fault initiation since the indication time Δt is longer than 180 µs, leading to its continues operating.
As shown in Table II , all the selected fault cases can be detected quickly while the fault location is accurately identified. The longest relevant fault detection time, after which the circuit breaker on the fault branch is commanded to open, is less than 1.4 ms. Considering the operational speed of the control system in real applications, the aforementioned minimum fault detection time is set at 50 µs to avoid false fault detection caused by EMI, etc.
B. Influence of Short-Circuit Resistance and Power Reversal
As being demonstrated, the proposed schemes can detect and locate a solid pole-to-pole dc fault quickly and accurately when the short-circuit resistance is almost zero. This section assesses the dc fault detection performance for different short-circuit resistances. The potential impact of maximum power reversal under normal operation on fault detection is also tested.
The approach in [11] evaluates the fault with zero short-circuit resistance, while for a fault with considerable short-circuit resistance, significant errors are introduced into the evaluation results. The proposed fault detection methods only monitor the local dc reactor voltages and are independent of the voltage at fault location. Thus, they are insensitive to different short-circuit resistances, yielding high reliability. As shown in Table III , due to the short-circuit resistance between the positive and negative poles, it takes longer for the dc reactor voltage to increase to the thresholds (5 kV and 10 kV) than that with zero short-circuit resistance shown in Table II . However, the fault location indication time Δt of stations S 1 and S 3 is still lower than the preset threshold (180 µs), even with 1000 Ω (1p.u.) short-circuit resistance. This indicates a dc fault with large short-circuit resistance can still be detected quickly and accurately by the proposed detection scheme.
With 1000 Ω (1 p.u.) short-circuit resistance, the terminal reactor voltage of station S 2 is always lower than 10 kV and the fault location indication time Δt can not be measured (becomes infinite in theory). Hence no relevant fault is detected and S 2 remains operational. The time Δt 1 for the reactor voltage to increase to the initial threshold (5 kV) needs to be reset if the reactor voltage is always lower than the protection threshold (10 kV) after a considerable measurement period.
During a power reversal, the dc current changes direction and considerable voltage could appear across the dc reactors. Fig. 9 shows the dc reactor voltage where the power is reversed at a rate of 24 GW/s, much higher than that would be experienced in real systems. As demonstrated in Fig. 9(b) , the voltage across the station terminal dc reactor is much lower than the thresholds 5 kV and 10 kV using the proposed approach even with such a fast power reversal. As a result, no fault is reported and false detection is avoided even with such a fast reversal rate.
C. Interference by Circuit Breaker Opening
The opening of DCCBs can affect the change rate of the dc reactor voltage. However, as shown below, this is unlikely to cause the false action of the circuit breakers on the healthy branches by using the proposed scheme.
After fault initiation, the voltage across the dc terminal reactor rapidly increases from zero. The proposed method uses a time interval Δt for the voltage across the terminal reactor to rise from an initial threshold V LT t1 (5 kV) to the protection threshold V LT t2 (10 kV) to depict the derivative of the dc reactor voltage. If the measurement indicates an irrelevant fault, further calculation of the voltage change rate for the dc reactors connected to the healthy branches is disabled and no further action will be taken so as to avoid any potential false trigger during the transient caused by the opening of DCCBs on the remote faulty branches.
D. Comparison Between the Proposed and Other Derivative Measurement Based Methods
The proposed fault detection scheme and other approaches that use the measured dc voltage derivative [12] or dc current derivative [13] all require no telecommunication. However, the proposed method has better performance than the others considering the detection speed, accuracy, reliability, and robustness.
In the proposed scheme, the change rate of the dc reactor voltage equivalent to the second derivative of the dc current is monitored with predefined protection voltage thresholds, to ensure faster fault detection capability. As shown in Fig. 3(b) , the fault is detected at 2.4 ms after fault initiation whereas the dc current is still much lower than 2 pu. This indicates the proposed method can detect the fault earlier than the scheme measuring dc current derivative in [13] , where the dc current peak is close to 5 pu.
In a meshed HVDC system, false fault detection caused by the arm reactors can be avoided by comparing the amplitudes and polarities of the locally accessible dc reactor voltages, yielding accurate fault detection with high reliability. By introducing the minimum fault detection time, the proposed scheme has better EMI noise immunization compared to the approaches in [12] and [13] where the instantaneous measurements could trigger a false detection, leading to higher reliability and better robustness.
To measure the dc reactor voltage, additional voltage dividers are required in the presented approach though their costs are trivial when compared to the total cost of a HVDC project especially when considering the fast and accurate fault detection capability of the proposed scheme. 
V. PERFORMANCE EVALUATION
The proposed dc fault detection scheme is assessed using the meshed three-terminal HVDC model shown in Fig. 4 . The simulated scenarios assume a permanent pole-to-pole dc fault at T 31 at time t 0 = 1 s, as illustrated in Fig. 4 . The results with the proposed approach are compared to those obtained using conventional approach, where the protection threshold of the arm current peak is set at 2 p.u. The detailed comparison is listed in Table IV and shown in Figs. 10--13 .
A. Station S 3 Fig. 10 compares the arm currents of station S 3 using the two methods indicating significant reduction by the proposed one. According to the proposed approach, S 3 detects the fault and identifies it as a relevant fault on Cable 3 after 0.05 ms from fault initiation, faster than conventional approach (1.458 ms), as listed in Table IV . Then the circuit breaker B 31 , connected on the faulty branch at the station terminal, is commanded to open in order to isolate the fault whilst station S 3 continues operating. Due to the nearest fault location and the required opening time of the circuit breaker (2 ms), the peak arm current of S 3 reaches the current protection threshold (2 p.u.) before the fault is isolated by B 31 and the converter is immediately blocked to protect the switches.
The calculated maximum i 2 (t)dt of the fault currents flowing through the anti-parallel diodes after the blocking of station S 3 until the fault isolation by B 31 are 3.1 kA 2 s for the proposed method and 4.3 kA 2 s for the conventional approach, as indicated in Table IV .
The dc current flowing through the circuit breaker B 31 continues to increase following the fault and reaches a peak of 2.5 kA, lower than that with conventional approach (3.5 kA), as shown in Fig. 11(a) . Compared to the conventional approach, the reduced fault detection time by the proposed method leads to lower dc breaking current and hence reduced energy absorption for B 31 (1.6 MJ compared to 3.4 MJ for the conventional approach), as can be seen in Table IV .
B. Station S 1
Station S 1 detects the fault on Cable 3 after 1.345 ms from the fault initiation. Then circuit breaker B 13 is commanded to open to isolate the fault with the opening time of 2 ms. Benefiting from the fast fault detection ability of the proposed approach, the arm current peak is lower than the current protection threshold of 2 p.u. and S 1 remains operational to transfer power, as can be seen in Fig. 12(b) . In contrast, station S 1 would have to be blocked due to overcurrent resulted from slower fault detection and isolation if conventional method was to be adopted, Fig. 12(a) .
Similar to station S 3 , the fault is isolated earlier at terminals of station S 1 by circuit breaker B 13 , yielding reduced capacity of B 13 , as evident in Fig. 11(b) and Table IV .
C. Station S 2
Stations S 2 detects the fault after 1.505 ms from the fault initiation and identifies it as an irrelevant fault at 1.00178 s (i.e., 1.78 ms after fault initiation) using the proposed approach. Thus S 2 remains operational to transfer power as seen in Fig. 13(b) .
The simulation results show that fast, accurate, and robust dc fault detection and location can be achieved by the proposed scheme. This reduces the DCCB requirement and the fault current stress on the converter semiconductors, while the power transfer between stations S 1 and S 2 can continue. To validate the effectiveness of the proposed scheme for the dc network with both dc cable and OHL, the transmission line between stations S 1 and S 3 (Cable 3) in Fig. 4 is replaced by a 150 km OHL. The parameters of the OHL are adopted from those suggested in the CIGRE B4 DC Grid Test System: 11.4 mΩ/km, 0.9356 mH/km, and 0.0123 µF/km [40] . All the other parameters and operation condition remain unchanged from previous studies.
The fault propagates faster along the OHL than the cables due to the smaller capacitance and the fault can be detected earlier.
Thus, the threshold of fault location indication time needs to be reduced for the dc reactor on the OHL, to discriminate the faulty branch from the healthy ones. In the tested HVDC network, the threshold times are set at 130 µs and 45 µs for the dc reactors connected to the dc cable and OHL, respectively.
As mentioned in Section III C, the two locally accessible dc reactor voltages are compared and only a positive, higher amplitude dc reactor voltage is considered as the thresholds V LT t1 and V LT t2 . When the positive, higher amplitude voltage is measured across the dc reactor on the OHL, the time interval Δt is compared to the threshold time of 45 µs. If Δt is less than the threshold 45 µs, it indicates that the fault occurs on the relevant OHL. Otherwise, the fault is located on the irrelevant dc cable, and thus the station keeps operating and no protection action is activated. When the voltage across the dc reactor on the dc cable is positive and has higher amplitude, the time interval Δt is compared to the threshold time of 130 µs to discriminate the relevant faults from the irrelevant ones.
The fault detection times of the tested model with both dc cable and OHL are listed in Table V , where the shaded parts indicate the positive, higher amplitude voltage is measured across the dc reactor on the OHL (L 13 and L 31 for stations S 1 and S 3 respectively). The fault location indication time Δt is less than the threshold 45 µs for all the relevant OHL fault cases, whilst Δt is great than 45 µs during an irrelevant fault.
Similarly, the relevant faults can be identified from the irrelevant ones when the positive, higher amplitude voltage is measured across the reactor on the dc cable (unshaded parts in Table V ). The fault in the meshed HVDC network with both OHL and dc cable can still be fast detected and accurately located by the proposed scheme.
B. Consideration of Different DC Terminal Inductances
To test the sensitivity of the proposed scheme with different dc terminal inductance, the inductance of all the dc terminal reactors is reduced from 200 mH to 100 mH, whist all the other parameters and operation condition are the same as that presented in Section III A.
Station S 1 is considered to demonstrate the influence of the dc reactor on the fault detection. With smaller dc terminal inductance (from 200 mH to 100 mH), the maximum fault location indication time Δt for a relevant fault (at Cables 1 and 3) is reduced from 90 µs to 65 µs, and the minimum Δt for an irrelevant fault (at Cables 2) is lowered from 275 µs to 185 µs. Although the difference between the relevant and irrelevant fault location indication time Δt is reduced from 185 µs (275 µs-90 µs) to 120 µs (185 µs-65 µs), the fault can still be identified with smaller dc reactance (100 mH), by setting the threshold at 125 µs.
VII. CONCLUSION
The change rate of dc reactor voltage with predefined protection voltage thresholds is proposed to detect a dc fault in a meshed multiterminal HVDC system with dc reactors connected on each end of the dc cables. The fault voltage distribution among the dc terminal inductances and the arm inductances is analyzed using the parallel-series equivalent circuit. The dc reactor voltage is continuously monitored to quickly and accurately detect and discriminate the fault. All the measurements are local and no telecommunication is required, yielding high reliability and low cost. The proposed approaches provide fast dc fault detection and location and thus the fault can be isolated quickly and reliably. This leads to reduced fault current stress on stations and circuit breakers. The methods are also independent of the power flow direction and a dc fault with significant short-circuit resistance can be detected and discriminated quickly and accurately. The proposed methods provide an attractive approach with high robustness and reliability for application in future meshed multiterminal HVDC systems.
